Static and Dynamic Approach for Performance Evaluation of Scientific Codes

Souad Koliaï

PhD advisor: William Jalby

University of Versailles Saint-Quentin-en-Yvelines, France Exascale Computing Research Center, France LRC ITACA, France

July 11th, 2012





- 1 Introduction
- 2 Static Analysis: Magao
- O Decremental Analysis: Decan
- Performance Evaluation Process
- Conclusion

Computer Evolution & Bottleneck Detection

Optimization process: a non-one step process

- Characterize the code
- Diagnose the cause of the poor performance
- Prescribe a suitable optimization

Computer Evolution & Bottleneck Detection

Optimization process: a non-one step process


- Characterize the code
- Diagnose the cause of the poor performance
- Prescribe a suitable optimization

What to do to diagnose the problem?

Gather data about:

- Program
- Architecture
- Interaction between the two

Computer Evolution & Bottleneck Detection



Bottleneck detection: a tedious problem

- Hardware issues:
 - Microarchitecture
 - Memory
- Software issues:
 - Program behavior
 - Compiler

Bottleneck Detection: Hardware Issues

What makes the microarchitecture complex?

- Superscalar CPUs
- Pipelined CPUs
- Complex mechanisms:
 - Instruction pairing
 - Instruction fetching and decoding
 - Register renaming
 - Out of order execution

Bottleneck Detection: Hardware Issues

What makes the microarchitecture complex?

- Superscalar CPUs
- Pipelined CPUs
- Complex mechanisms:
 - Instruction pairing
 - Instruction fetching and decoding
 - Register renaming
 - Out of order execution

How to tackle this complexity?


Performance modeling to mimic the pipeline behavior



Bottleneck Detection: Hardware Issues

Memory Wall

- Increasing gap between CPU & memory bus frequency
- CPU frequency = 2*Memory bus frequency
- Caches:
 - Associativity
 - Cache coherency
 - Prefetching (HW/SW)



Bottleneck Detection: Software Issues

Compiler Dependency

- Performance analysis on source code ⇒ simple
- From source to binary ⇒ optimizations

Bottleneck Detection: Software Issues

Compiler Dependency

- Performance analysis on source code ⇒ simple
- From source to binary ⇒ optimizations

Compiler Independency

- Compiler optimizations ⇒ non-controlled tuning
- Performance analysis on binary code ⇒ compiler-independent

How to tackle the bottleneck detection problem?

- Systematic/Automatic approach
- Different techniques, different strengths

How to tackle the bottleneck detection problem?

- Systematic/Automatic approach
- Different techniques, different strengths

Thesis contribution

Static and dynamic approach for a better evaluation process

How to tackle the bottleneck detection problem?

- Systematic/Automatic approach
- Different techniques, different strengths

Thesis contribution

- Static and dynamic approach for a better evaluation process
- Static analysis: Magao
 - Tackles microarchitecture and compiler impact

How to tackle the bottleneck detection problem?

- Systematic/Automatic approach
- Different techniques, different strengths

Thesis contribution

- Static and dynamic approach for a better evaluation process
- Static analysis: Magao
 - Tackles microarchitecture and compiler impact
- Dynamic analysis: Decan
 - Tackles memory wall

- Introduction
- 2 Static Analysis: Magao
- 3 Decremental Analysis: Decan
- Performance Evaluation Process
- Conclusion

Static Analysis: Why?

- First step in quality-control process
- Fast, abstracts dynamic phenomena
- Can be applied earlier in development
- Input dataset independent
- Detailed hints on code structure

Static Analysis: Why?

- First step in quality-control process
- Fast, abstracts dynamic phenomena
- Can be applied earlier in development
- Input dataset independent
- Detailed hints on code structure

Static Analysis: How?

Performance modeling of microarchitecture


```
DO cb=1,ncbt
  igp = isg; isg = icolb(icb+1); igt = isg + igp
   DO ig=1,igt
      e = ig + igp
      i = nnbar(e,1)
     i = nnbar(e,2)
     DO k=1,ndof
        DO I=1,ndof
          vecy(i,k) = vecy(i,k) + ompu(e,k,l)*vecx(j,l)
          vecy(j,k) = vecy(j,k) + ompl(e,k,l)*vecx(i,l)
        ENDDO
     FNDDO
ENDDO ENDDO
```


Sparse Matrix-Vector Product














Performance Modeling

- Mimics the microarchitecture behavior
- Focus on significant parts of the microarchitecture
- Gives performance predictions
- Detect inefficiencies statically
- No overhead

Static Analysis & Accuracy

- No knowledge about dynamic phenomena:
 - Data caching
 - Iteration count

Static Analysis & Accuracy

- No knowledge about dynamic phenomena:
 - Data caching
 - Iteration count
- Performance model:
 - Goes beyond than GFLOPS estimate
 - Gives detailed info on the microarchitecture behavior

Static Analysis & Accuracy

- No knowledge about dynamic phenomena:
 - Data caching
 - Iteration count
- Performance model:
 - Goes beyond than GFLOPS estimate
 - Gives detailed info on the microarchitecture behavior
- Core 2 and NHM plugins in Magao

Static Analysis in Magao

Magao framework


- Magao: a Modular Assembly Quality Analyzer and Optimizer
- First version of Magao for the Itanium architecture
- Current version of Magao for the x86 architecture


Static Analysis in Magao


Magao framework


- Magao: a Modular Assembly Quality Analyzer and Optimizer
- First version of Magao for the Itanium architecture
- Current version of Magao for the x86 architecture
- Magao = code restructuring + LUA plugins
- Static analysis performance model plugin for:
 - The Core2 architecture
 - NHM architecture
- Performance model in LUA for rapid prototyping














Static Analysis in Magao


Performance Model in Magao


- Computes asymptotic estimation
- Evaluates inner loop execution time
- Simulates the front-end and the back-end of the Core 2/NHM pipelines























Vectorization

- Instruction level parallelization
- Operations on vector operands
- 128,256-bit vector in modern processors

Vectorization

- Instruction level parallelization
- Operations on vector operands
- 128,256-bit vector in modern processors


Vectorization & Performance Model

- Evaluates the compiler vectorizing capabilities
- A ratio of 1 means that the code is fully vectorized
- A ratio of 0 means that the code is not vectorized

```
B1: Non vectorized
movsd (%rdi,%rax,8),%xmm1
mulsd %xmm0, %xmm1
for (i=0 ; i<N ; i++)
y[i] += alpha*x[i] movsd (%rsi,%rax,8), %xmm1
movsd %xmm1, (%rsi,%rax,8)
incq %rax
cmpq %r8, %rax
jb B1
```

X	1	2	 i	i+1	 N-1	N
Y	1	2	 i	i+1	 N-1	N

```
B1: Non vectorized
movsd (%rdi,%rax,8),%xmm1
mulsd %xmm0, %xmm1
addsd (%rsi,%rax,8), %xmm1
y[i] += alpha*x[i]
movsd %xmm1, (%rsi,%rax,8)
incq %rax
cmpq %r8, %rax
jb B1
```




```
for (i=0; i<N; i++)
y[i] += alpha*x[i]
```

B1: Vectorized
movaps (%rdi,%rax,8),%xmm1
mulpd %xmm0, %xmm1
addpd (%rsi,%rax,8), %xmm1
movaps %xmm1, (%rsi,%rax,8)
addq \$16, %rax
cmpq %r8, %rax
jb B1



```
for (i=0 ; i<N ; i++)
  y[i] += alpha*x[i]</pre>
```

B1: Vectorized
movaps (%rdi,%rax,8),%xmm1
mulpd %xmm0, %xmm1
addpd (%rsi,%rax,8), %xmm1
movaps %xmm1, (%rsi,%rax,8)
addq \$16, %rax
cmpq %r8, %rax
jb B1



Code Characteristics & Performance Model

- Bytes loaded/stored per cycle: memory traffic
- Vector registers used: register spilling

Code Characteristics & Performance Model


- Bytes loaded/stored per cycle: memory traffic
- Vector registers used: register spilling

Performance Prediction & Performance Model

- Performance prediction for:
 - Vectorization
 - L1 = max(front-end,back-end)
 - L2/RAM: pattern matching

Performance Prediction & Pattern Matching

- A step further in static analysis
- A bridge from static to dynamic analysis




- Introduction
- 2 Static Analysis: Magao
- 3 Decremental Analysis: Decan
- Performance Evaluation Process
- Conclusion

Dynamic Analysis in Performance Evaluation

Dynamic Analysis: Why?

- Complements the static analysis
- Detects dynamic dependencies
- Collects temporal information
- Deals with input dataset



Dynamic Analysis in Performance Evaluation

Dynamic Analysis: How?

- A new approach in dynamic analysis: Decan
- Deeper in program understanding
- Use static analysis report to drive the analysis

DECAN: Concept and Workflow

Decan concept


- Fine-grained bottleneck detection approach
- Similar to the debug process:
 - A bug occurs
 - ⇒ Code transformation
 - ⇒ Run the code to check if the bug still occur or not
- Poor performance considered as a bug

DECAN: Concept and Workflow

How Decan works?

- Performs on critical routines
- Targets inner loops
- Performs via binary patching
- Detects memory access impact
- Focuses on Streaming SIMD Extensions instructions (SSE) ⇒ vector instructions

DECAN: Concept and Workflow



Motivating Example

4K-aliasing detection

- A false dependency between loads of acx(i-1,j,k), temp(i-1,j,k) and the store of vhilf(i,j,k)
- Serialization of the memory accesses
- False dependency due to 4K-aliasing

```
 \begin{array}{l} \text{do k = anf3, end3} \\ \text{do j = anf2, end2} \\ \text{do i = anf1, end1} \\ \text{vhilf(i,j,k) = temp(i,j,k) - (} \\ \text{\&} & (acx(i-1,j,k))^* temp(i-1,j,k) \\ \text{\&} & + acx(i,j,k) ^* temp(i,j-1,k) \\ \text{\&} & + acy(i,j-1,k) ^* temp(i,j-1,k) \\ \text{\&} & + acy(i,j,k) ^* temp(i,j-1,k) \\ \text{\&} & + acz(i,j,k) ^* temp(i,j,k-1) \\ \text{\&} & + acz(i,j,k) ^* temp(i,j,k-1) \\ \text{\&} & + acz(i,j,k) ^* temp(i,j,k-1)) \\ \text{end do} \\ \text{enddo} \\ \end{array}
```

Matrix-Vector product loop

Motivating Example

What is 4K-aliasing?


Suppose the following portion of code:

```
for (i=0 , i<SIZE , i++)
    a(i) = b(i-offset)</pre>
```

- If (add(a) MOD 4KB) = (add(b) MOD 4KB) (the same lower 12 bits)
- With offset = 1 there is a conflict between:
 - the store a(i) at iteration i
 - the load b((i+1)-1) at iteration i+1

Motivating Example

Impact of load/store instructions on Matvec subroutine



Instruction Removal

- From SSE memory instructions to nop
- Performed via binary patching

Instruction Removal

- From SSE memory instructions to nop
- Performed via binary patching
- For any loop containing *n* instructions, Decan generates:
 - n versions, each one corresponds to the removal of one memory access
 - One version without any load
 - One version without any store
 - One version without any load/store

Instruction Removal

- From SSE memory instructions to nop
- Performed via binary patching
- For any loop containing *n* instructions, Decan generates:
 - n versions, each one corresponds to the removal of one memory access
 - One version without any load
 - One version without any store
 - One version without any load/store
- The nop used to patch has the same size than the suppressed instruction:
 - To avoid artifical pressure on the execution ports
 - To keep instruction alignement unchanged

Illustrating Example

Consider the following vector addition:

```
for (i=0 ; i<size ; i+=2)
    v[i] += alpha*x[i]</pre>
```

```
movsd (%rdi,%rax,8),%xmm1
mulsd %xmm0, %xmm1
addsd (%rsi,%rax,8), %xmm1
movsd %xmm1, (%rsi,%rax,8)
addq $16, %rax
cmpq %r8, %rax
```

B1:

ib B1

Illustrating Example

cmpq

The patching is performed as follows:

B1: #One load is patched

nop	operand
mulsd	%xmm0, %xmm1
addsd	(%rsi,%rax,8), %xmm1
movsd	%xmm1, (%rsi,%rax,8)
addq	\$16,%rax

%r8, %rax

jb B1

Illustrating Example

jb

The patching is performed as follows:

```
#One load is patched
B1:
```

nop	operand
mulsd	%xmm0, %xmm1
addsd	(%rsi,%rax,8), %xmm1
movsd	%xmm1, (%rsi,%rax,8)
addq	\$16,%rax
cmpa	%r8. %rax

#All loads are natched B1:

#hii ioads are paterica	
nop	operand
mulsd	%xmm0, %xmm1
nop	operand
movsd	%xmm1, (%rsi,%rax,8)
addq	\$16, %rax
cmpq	%r8, %rax
jb	B1

B1

Grouping version of patching

- A group is a set of memory instructions that are using the same base address, ie. accessing to the same array
- Decay patches a group to detect the impact of these accesses on performance

```
..B1.4:
                    (%r8,%rdi), %xmm2
      movsd
                   %r11
      inca
      movsd
                   (%r8,%r9), %xmm3
      mulsd
                    %xmm1, %xmm3
      addsd
                    (%r8,%rsi), %xmm2
      addsd
                    8(%r8.%r9), %xmm2
      addsd
                    -8(%r8,%rbx), %xmm2
      mulsd
                    %xmm0, %xmm2
      hzhha
                    %xmm2, %xmm3
      movsd
                    %xmm3. (%r15.%r12)
                    (%r8.%rax), %xmm4
      movsd
      movsd
                    (%r8,%rcx), %xmm5
      mulsd
                    %xmm1. %xmm5
      addsd
                   (%r8,%rdx), %xmm4
      addsd
                   8(%r8,%rcx), %xmm
      addsd
                   -8(%r8,%r14), %xmm4
      mulsd
                   %xmm0, %xmm4
      addq
                   -16(%rsp), %r8
      hzhha
                   %xmm4, %xmm5
      movsd
                   %xmm5, (%r15,%r10)
      adda
                    %rbp, %r15
                   %r13. %r11
      cmpa
                    ..B1.4
      ib
```

Decan: Error Handling

Decremental Analysis Limitations

- Dealing side effects when patching instructions
- Semantics are lost
- This is:
 - A fine-grained approach
 - Coupled with profiling

Decan: Error Handling

Crash

- Decan alterates the semantics of the code
- Is not considered in the analysis any binary leading to a crash

Decan: Error Handling

Crash

- Decan alterates the semantics of the code
- Is not considered in the analysis any binary leading to a crash

FP Exception

- Detected and counted in Decay binaries
- Any binary that generates FPE is removed from the analysis

- Introduction
- 2 Static Analysis: Magao
- 3 Decremental Analysis: Decan
- Performance Evaluation Process
- Conclusion

Performance Evaluation Methodology: Why?

- Key factor for:
 - A good optimization
 - A bottleneck detection in the minimum time
- Systematic process ⇒ good return on investment
- Not a theoretical concept

Performance Evaluation Methodology: Why?

- Key factor for:
 - A good optimization
 - A bottleneck detection in the minimum time
- Systematic process ⇒ good return on investment
- Not a theoretical concept
- Performance Evaluation Process is like a recipe
- Choose the best ingredients
- Choose ingredients that go well

Performance Evaluation Methodology: How?

- Combine complementary ingredients/analyses:
 - Profiling to detect critical routine
 - Static analysis to estimate quality of the code
 - Dynamic analysis to pinpoint the delinquent memory access
- At each iteration of the process, we go deeper in the understanding of the program behavior

	F1	F2	F3	F4	F5	F6	F7
Maqao	Х	X	X	-	-	-	-
DECAN	-	-	-	-	Х	Х	-
Hardware Performance Monitoring	-	-	-	Х	-	-	-
Memory Traces	-	-	-	-	-	-	Х

Tools and target features

- F1 Vectorization
- F2 Dispersal on execution ports
- F3 Estimation bound in L1, L2, and RAM
- F4 Cache misses
- F5 Load-Store impact
- F6 4K-aliasing
- F7 Memory access patterns.

Evaluation Process on Industrial Program

RECOM application

- Builds a 3D model of industrial-scale furnaces
- Critical routine: RBgauss
- Implements a Red-Black solver

```
DO IDO=1,NREDD
INC = INDINR(IDO)

HANB = AM(INC,1)*PHI(INC+1) & + AM(INC,2)*PHI(INC-1) & + AM(INC,2)*PHI(INC-1) & + AM(INC,3)*PHI(INC-INPD) & + AM(INC,5)*PHI(INC-INPD) & + AM(INC,5)*PHI(INC-NIJ) & + AM(INC,6)*PHI(INC-NIJ) & + AM(INC,6)*PHI(INC-NIJ) & + SU(INC)

DLTPHI = UREL*( HANB/AM(INC,7) - PHI(INC) ) PHI(INC) = PHI(INC) + DLTPHI


RESI = RESI + ABS(DLTPHI)
RSUM = RSUM + ABS(PHI(INC))
ENDDO
```



Static Analysis on RECOM

Static Analysis detects:


- Loop not vectorized
- Loop memory bound
- Lower bound that can be achieved




Static Analysis on RECOM

Static Analysis detects:


- Loop not vectorized
- Loop memory bound
- Lower bound that can be achieved



Decremental Analysis on RECOM - All patch versions







Optimization

- Stride 2 access on AM array
- Split AM into two arrays with a stride 1 access

```
DO IDO=1,NREDD
INC = INDINR(IDO)

HANB = AM(INC,1)*PHI(INC+1) & 
+ AM(INC,2)*PHI(INC-1) & 
+ AM(INC,3)*PHI(INC-INPD) & 
+ AM(INC,4)*PHI(INC-INPD) & 
+ AM(INC,4)*PHI(INC-INID) & 
+ AM(INC,5)*PHI(INC-INID) & 
+ AM(INC,5)*PHI(INC-INID) & 
+ SU(INC)

DLTPHI = UREL*( HANB/AM(INC,7) - PHI(INC) ) 
PHI(INC) = PHI(INC) + DLTPHI

RESI = RESI + ABS(DLTPHI)

RSUM = RSUM + ABS(PHI(INC))
ENDDO
```

```
Most-time-consuming loop in RBgauss
```

```
DO IDO=1,NREDD
INC = INDINR(IDO)
INC_AMR = INDAMR(IDO)


HANB = AMR(INC_AMR_1)*PHI(INC+1) & 
+ AMR(INC_AMR_2)*PHI(INC-1) & 
+ AMR(INC_AMR_3)*PHI(INC-INPD) & 
+ AMR(INC_AMR_3)*PHI(INC-INPD) & 
+ AMR(INC_AMR_5)*PHI(INC-INPD) & 
+ AMR(INC_AMR_5)*PHI(INC-INJ) & 
+ AMR(INC_AMR_5)*PHI(INC-INJ) & 
+ SU(INC)


DLTPHI = UREL*( HANB/AMR(INC_AMR_7) - PHI(INC) ) 
PHI(INC) = PHI(INC) + DLTPHI

RESI = RESI + ABS(DLTPHI)

RSUM = RSUM + ABS(PHI(INC))
```

Most-time-consuming loop in Rbgauss - Optimized





- Introduction
- 2 Static Analysis: Magao
- 3 Decremental Analysis: Decan
- Performance Evaluation Process
- Conclusion

Performance Evaluation Methodology

- A good performance evaluation for a good optimization
- Combine complementary techniques/strengths
- Magao for static analysis
- Decan, HPM, Memory tracing for dynamic analysis
- Validated experimentally on industrial applications
- Speedup achieved on industrial applications

Magao Static Analysis

- Considered as a first step in a performance evaluation process
- Fast, abstracts the dynamic phenomena
- A performance model for the Core2 and NHM microarchitectures
- Will be extended to new x86 microarchitectures

DECAN Decremental Analysis

- Decan, decremental analysis tool
- New approach for a fine-grained analysis
- Simple concept, similar to the debug process
- Compiler-independent, target binary codes
- Quantify dynamic phenomena

Introduction
Static Analysis: Maoao
Decremental Analysis: Decaw
Performance Evaluation Process
Conclusion


Future Work

• Extend Magao static analysis to new x86 microarchitectures: Sandy Bridge

Future Work

Extend Maoao static analysis to new x86 microarchitectures:
 Sandy Bridge


 In Decan, address loops with control flow



Future Work

 Extend Maoao static analysis to new x86 microarchitectures: Sandy Bridge

- In Decan, address loops with control flow
- Extend the concept of Decremental Analysis to go from instruction to threads' tasks



Thank you!